CHAPTER TWENTY THREE

CMOS Inverter

Introduction

Complementary MOS (CMOS) uses a P-channel MOS as a pull-up load device with an N-channel MOS as a pull-down device.

CMOS is widely used in digital circuit technology because it <u>possesses</u> the lowest power dissipation (wrist watches, hand-held calculators, and recently note book computers) and <u>has</u> the highest packing density.

All modern microprocessors are manufactured using CMOS technology including Intel's 80286, 80386, 80486, 8088, and Motorola's 68010,68020,68030, 68040

In this chapter, we will describe the operation of CMOS as an inverter device, and then analyze its VTC, power-dissipation, and fan-out.

Operation of CMOS Inverter


The drain terminal of the NMOS is connected with the drain terminal of the PMOS

$$V_{IN} = V_{GS,N} = V_{DD} - V_{SG,P}$$

The output is taken at the common drain terminal

$$V_{OUT} = V_{DS,N} = V_{DD} - V_{SD,P}$$

Note: either MOS can be considered as a load for the other, therefore the operations of $N_{\rm O}$ and $P_{\rm O}$ complement each other.





When $V_{IN}=0$, i.e. $V_{IN}=V_{GS,N}< V_{TN}$: $\rightarrow N_O$ is cut-off

$$I_{D.N} = I_{D.P} = 0$$


$$\underline{P}_{\underline{O}}$$
 $V_{SG,P} = V_{DD} - V_{IN} = V_{DD}$

$$V_{GS,P} = -V_{DD} < V_{TP}$$

In active mode: $(V_{GS} \leq V_{TP})$

Zero drain current

Slide 3 of chapter 17



→ P_o is active (linear) mode

 V_{GS}

4

2h 2

VTC of CMOS Inverter

V_{OH}

When $V_{IN}=0$, i.e. $V_{IN}=V_{GS,N}< V_{TN}$: $\rightarrow N_O$ is cut-off

$$I_{D,N} = I_{D,P} = 0$$

 \rightarrow P_O is active (linear) mode


$$I_{SD,P}(LIN) = \frac{K_p}{2} \left[2 \times (V_{SG,P} + V_{TP}) V_{SD,P} - V_{SD,P}^2 \right] = 0$$

$$V_{SD,P} \{ 2 \times (V_{SG,P} + V_{TP}) - V_{SD,P} \} = 0$$

$$V_{SD,P} = 0$$

$$V_{SD,P} = 2 \times (V_{SG,P} + V_{TP}) > V_{SG,P} + V_{TP}$$

$$V_{OH} = V_{DS,N} = V_{DD} - V_{SD,P} = V_{DD}$$



 $V_{\scriptscriptstyle DD}$

Invalid since V_{SD} has to be less than $(V_{SG} + V_{TP})$

For
$$V_{IN} = V_{OH} = V_{DD} \cdot (V_{SG,P} = 0 > V^{(-)}_{T,P})$$

$$\rightarrow P_{O} \text{ is cut-off}$$

Active mode: $(V_{GS} \ge V_{TN})$ Zero drain current


→ N_O is active, linear

$$I_{DS,N}(LIN) = \frac{K_n}{2} \left[2 \times (V_{GS,N} - V_{TN}) V_{DS,N} - V_{DS,N}^2 \right] = 0$$


$$V_{DS,N} \{ 2 \times (V_{GS,N} + V_{TN}) - V_{DS,N} \} = 0$$

$$\begin{aligned} V_{DS,N} &= 0 \\ V_{DS,N} &= 2 \times \left(V_{GS,N} - V_{TN} \right) > V_{GS,N} - V_{TN} \end{aligned}$$

$$V_{OL} = V_{DS,N} = 0$$



Invalid since V_{DS} has to be less than $(V_{GS}-V_{TN})$




Power Dissipation CMOS Inverter

 $I_{DD}(OL) \rightarrow P_{O}$ is cut-off

 $I_{DD}(OH) \longrightarrow \rightarrow N_O$ is cut-off

Static Power Dissipation P_{DD} (avg)

$$P_{DD}(avg) = V_{DD}\left(\frac{I_{DD}(OL) + I_{DD}(OH)}{2}\right) = 0$$




Power Dissipation CMOS Inverter

Dynamic Power Dissipation P_{DD}(dyn)


$$P_{DD}(dyn) = C_L \upsilon(V_{DD})^2$$

c is the total load capacitance at the output of the gate

 υ is the switching frequency of the gate



See example 23.1



Analytical determination of VTC:


 V_{OH}


for $V_O = V_{OH} (V_I < V_{IL})$

N_O is cut-off & P_O is linear

$$I_{D,N} = I_{D,P} = 0$$

$$V_{OH} = V_{DD} \quad V_{DS,N} = V_{DD}$$





Analytical determination of VTC:

$$V_{IL}$$
 for $V_I = V_{IL}$ \longrightarrow N_O is sat & P_O is linear

Ch. 23

$$\begin{aligned} V_{GS} &= V_{IL} & V_{SG,P} &= V_{DD} - V_{IL} \\ V_{DS,N} &= V_{Out} & V_{SD,P} &= V_{DD} - V_{Out} \end{aligned}$$

$$I_{D,N} = \frac{K_n}{2} (V_{GS} - V_{TN})^2 \Longrightarrow I_{D,N} = \frac{K_n}{2} (V_{IN} - V_{TN})^2$$


$$I_{D,p} = \frac{K_p}{2} \left[2 \times (V_{SG} + V_{TP}) V_{SD} - V_{SD}^2 \right]$$

$$I_{D,p} = \frac{K_p}{2} \left[2 \times (V_{DD} - V_{IN} + V_{TP})(V_{DD} - V_{OUT}) - (V_{DD} - V_{OUT})^2 \right]$$

$$I_{D,N} = I_{D,P}$$

$$I_{D,N} = I_{D,P} \quad \underline{\text{or}} \quad \frac{\partial I_{D,N}}{\partial V_{IN}} = \frac{\partial I_{D,P}}{\partial V_{IN}}$$






<u>Analytical determination of VTC</u>:

$$V_{IL}$$
 for $V_I = V_{IL}$ \longrightarrow N_O is sat & P_O is linear

$$egin{aligned} V_{GS} &= V_{IL} & V_{SG,P} &= V_{DD} - V_{IL} \ V_{DS,N} &= V_{Out} & V_{SD,P} &= V_{DD} - V_{Out} \end{aligned}$$

$$\frac{dV_{OUT}}{dV_{IN}}_{V_{IN}=V_{IL}} = -1$$

$$V_{IL} = \frac{2K_{p}V_{OUT} - K_{p}(V_{DD} - V_{TP}) + K_{n}V_{TN}}{K_{n} + K_{p}}$$



Analytical determination of VTC:

$$V_{IH}$$
 for $V_I = V_{IH}$ N_O is linear & P_O is sat


$$egin{aligned} V_{GS} &= V_{IH} & V_{SG,P} &= V_{DD} - V_{IH} \ V_{DS,N} &= V_{Out} & V_{SD,P} &= V_{DD} - V_{Out} \end{aligned}$$

$$I_{D,n} = \frac{K_n}{2} \left[2 \times (V_{IN} - V_{TN}) V_{OUT} - V_{OUT}^2 \right]$$

$$I_{D,p} = \frac{K_p}{2} (V_{DD} - V_{IN} + V_{TP})^2$$

$$I_{D,N} = I_{D,P}$$
 or

$$I_{D,N} = I_{D,P} \quad \underline{\text{or}} \quad \frac{\partial I_{D,N}}{\partial V_{IN}} = \frac{\partial I_{D,P}}{\partial V_{IN}}$$




Analytical determination of VTC:

$$V_{IH}$$
 for $V_I = V_{IH}$ N_O is linear & P_O is sat

$$egin{aligned} V_{GS} &= V_{IH} & V_{SG,P} &= V_{DD} - V_{IH} \ V_{DS,N} &= V_{Out} & V_{SD,P} &= V_{DD} - V_{Out} \end{aligned}$$

$$\frac{dV_{OUT}}{dV_{IN}}_{V_{IN}=V_{IH}} = -1$$

$$V_{IH} = \frac{2K_{n}V_{OUT} + K_{p}(V_{DD} + V_{TP}) + K_{n}V_{TN}}{K_{n} + K_{p}}$$



Analytical determination of VTC:

 $V_{\scriptscriptstyle M}$

Mid point


for
$$V_I = V_O = V_M$$

No is sat & Po is sat

$$\frac{K_n}{2} (V_M - V_{TN})^2 = \frac{K_p}{2} ((V_{DD} - V_M) + V_{TP})^2$$


Then solve for $V_{\rm M}$

See example on page 342




The Symmetric CMOS Inverter

- The VTC of symmetric CMOS inverter is easily obtainable:
- One reason of designing a symmetric CMOS inverter is to obtain a symmetric transient response:
- * Remember the VTC of CMOS inverter



$$V_{M} = \frac{V_{IH} + V_{IL}}{2} = \frac{V_{TN} + V_{DD} + V_{TP}}{2}$$

$$V_{\scriptscriptstyle TN} = -V_{\scriptscriptstyle TP}$$




 V_{DD}


- 1. The threshold voltages of N-MOS and P-MOS are made equal in magnitude
- 2. The requirements for $K_n = K_p$ must be considered

$$K_n = \frac{W_n}{L_n} \mu_n C_{ox} \qquad K_p = \frac{W_p}{L_p} \mu_p C_{ox}$$

3. Usually the gate oxide layers of the N-MOS and P-MOS devices are grown simultaneously, and hence have the <u>same</u> thickness t_{ox}


$$\frac{W_n}{L_n}\,\mu_n = \frac{W_p}{L_p}\,\mu_p$$





$$\frac{W_p}{L_p} = 2.5 \frac{W_n}{L_n}$$





TOTAL PART PART

o Example

Design a symmetrical CMOS inverter assuming:

$$V_{\rm DD} = 5 \, \text{V}, \ V_{\rm TN} = 1 \, \text{V}, \ V_{\rm TP} = -1 \, \text{V}, \ \mu_{\rm n} C_{\rm ox} = 40 \, \mu \text{A}/\text{V}^2, \ \mu_{\rm p} C_{\rm ox} = 16 \, \mu \text{A}/\text{V}^2, \ W_{\rm n} = 4 \, \mu \text{m}, \ L_{\rm n} = L_{\rm p} = 2 \, \mu \text{m}$$

And verify that the midpoint voltage is half of $V_{\rm DD}$, and $V_{\rm IL}$ and $V_{\rm IH}$ are symmetric about $V_{\rm M}$.

o Solution

For symmetry, the width of the channel of P-MOS is determined from

$$\frac{W_p}{L_p} = 2.5 \frac{W_n}{L_n}$$

$$W_p = 2.5 \times 4 = 10 \mu m$$

$$K_n = \frac{W_n}{L_n} \mu_n C_{ox}$$

$$K_n = 2 \times 40 = 80 \mu A/V^2$$

$$Equal values$$

$$K_p = \frac{W_p}{L_p} \mu_p C_{ox}$$

$$K_p = 5 \times 16 = 80 \mu A/V^2$$

o Example

Design a symmetrical CMOS inverter assuming:

$$V_{\rm DD} = 5 \, \text{V}$$
, $V_{\rm TN} = 1 \, \text{V}$, $V_{\rm TP} = -1 \, \text{V}$, $\mu_{\rm n} C_{\rm ox} = 40 \, \mu \text{A/V}^2$, $\mu_{\rm p} C_{\rm ox} = 16 \, \mu \text{A/V}^2$, $W_{\rm n} = 4 \, \mu \text{m}$, $L_{\rm n} = L_{\rm p} = 2 \, \mu \text{m}$

And verify that the midpoint voltage is half of $V_{\rm DD}$, and $V_{\rm IL}$ and $V_{\rm IH}$ are symmetric about $V_{\rm M}$.

Solution

$$\frac{K_n}{2} (V_M - V_{TN})^2 = \frac{K_p}{2} ((V_{DD} - V_M) + V_{TP})^2$$

Slide 15 of this chapter

$$(V_M - 1)^2 = ((5 - V_M) - 1)^2$$

$$2V_{M} = 5 \Rightarrow V_{M} = 2.5V$$

$$V_{M} = \frac{V_{DD}}{2}$$

o Example

Design a symmetrical CMOS inverter assuming:

$$V_{\rm DD} = 5 \, \text{V}$$
, $V_{\rm TN} = 1 \, \text{V}$, $V_{\rm TP} = -1 \, \text{V}$, $\mu_{\rm n} C_{\rm ox} = 40 \, \mu \text{A}/\text{V}^2$, $\mu_{\rm p} C_{\rm ox} = 16 \, \mu \text{A}/\text{V}^2$, $W_{\rm n} = 4 \, \mu \text{m}$, $L_{\rm n} = L_{\rm p} = 2 \, \mu \text{m}$

And verify that the midpoint voltage is half of $V_{\rm DD}$, and $V_{\rm IL}$ and $V_{\rm IH}$ are symmetric about $V_{\rm M}$.

Solution

Slide 12 of this chapter

$$V_{IL} = \frac{2K_{p}V_{OUT} - K_{p}(V_{DD} - V_{TP}) + K_{n}V_{TN}}{K_{n} + K_{p}}$$

$$V_{IL} = \frac{160V_{OUT} - 80(5+1) + 80}{160} = V_{OUT} - 2.5$$

$$I_{D,N} = \frac{K_n}{2} (V_{IN} - V_{TN})^2 = I_{D,p} = \frac{K_p}{2} \left[2 \times (V_{SG} + V_{TP}) V_{SD} - V_{SD}^2 \right]$$

$$\frac{K_n}{2} (V_{IL} - V_{TN})^2 = \frac{K_p}{2} \left[2 \times ((V_{DD} - V_{IL}) + V_{TP}) (V_{DD} - V_{OUT}) - (V_{DD} - V_{OUT})^2 \right]$$

$$(V_{IL} - 1)^2 = \left[2 \times ((5 - V_{IL}) - 1) (5 - V_{IL} - 2.5) - (5 - V_{IL} - 2.5)^2 \right]$$

20

o Example

Design a symmetrical CMOS inverter assuming:

$$V_{\rm DD} = 5 \, \text{V}$$
, $V_{\rm TN} = 1 \, \text{V}$, $V_{\rm TP} = -1 \, \text{V}$, $\mu_{\rm n} C_{\rm ox} = 40 \, \mu \text{A}/\text{V}^2$, $\mu_{\rm p} C_{\rm ox} = 16 \, \mu \text{A}/\text{V}^2$, $W_{\rm n} = 4 \, \mu \text{m}$, $L_{\rm n} = L_{\rm p} = 2 \, \mu \text{m}$

And verify that the midpoint voltage is half of $V_{\rm DD}$, and $V_{\rm IL}$ and $V_{\rm IH}$ are symmetric about $V_{\rm M}$.

Solution

$$(V_{IL} - 1)^2 = \left[2 \times ((5 - V_{IL}) - 1)(5 - V_{IL} - 2.5) - (5 - V_{IL} - 2.5)^2\right]$$

$$(V_{IL} - 1)^2 = \left[2 \times (4 - V_{IL})(2.5 - V_{IL}) - (2.5 - V_{IL})^2\right] \qquad V_{IL} = \frac{12.75}{6} = 2.125V$$

o Example

Design a symmetrical CMOS inverter assuming:

$$V_{\rm DD} = 5 \, \text{V}$$
, $V_{\rm TN} = 1 \, \text{V}$, $V_{\rm TP} = -1 \, \text{V}$, $\mu_{\rm n} C_{\rm ox} = 40 \, \mu \text{A}/\text{V}^2$, $\mu_{\rm p} C_{\rm ox} = 16 \, \mu \text{A}/\text{V}^2$, $W_{\rm n} = 4 \, \mu \text{m}$, $L_{\rm n} = L_{\rm p} = 2 \, \mu \text{m}$

And verify that the midpoint voltage is half of $V_{\rm DD}$, and $V_{\rm IL}$ and $V_{\rm IH}$ are symmetric about $V_{\rm M}$.

Solution : similarly

Slide 14 of this chapter

$$V_{IH} = \frac{2K_{n}V_{OUT} + K_{p}(V_{DD} + V_{TP}) + K_{n}V_{TN}}{K_{n} + K_{p}}$$

$$V_{IH} = \frac{160V_{OUT} + 80(5-1) + 80}{160} = V_{OUT} + 2.5$$

$$I_{D,N} = \frac{K_n}{2} (V_{IN} - V_{TN})^2 = I_{D,p} = \frac{K_p}{2} \left[2 \times (V_{SG} + V_{TP}) V_{SD} - V_{SD}^2 \right]$$

$$\frac{K_n}{2} (V_{IH} - V_{TN})^2 = \frac{K_p}{2} \left[2 \times ((V_{DD} - V_{IH}) + V_{TP}) (V_{DD} - V_{OUT}) - (V_{DD} - V_{OUT})^2 \right]$$

$$(V_{IH} - 1)^2 = \left[2 \times ((5 - V_{IH}) - 1) (5 - V_{IH} + 2.5) - (5 - V_{IH} + 2.5)^2 \right]$$

$$V_{IH} = 2.875V$$

o Example

Design a symmetrical CMOS inverter assuming:

$$V_{\rm DD} = 5 \, \text{V}$$
, $V_{\rm TN} = 1 \, \text{V}$, $V_{\rm TP} = -1 \, \text{V}$, $\mu_{\rm n} C_{\rm ox} = 40 \, \mu \text{A/V}^2$, $\mu_{\rm p} C_{\rm ox} = 16 \, \mu \text{A/V}^2$, $W_{\rm n} = 4 \, \mu \text{m}$, $L_{\rm n} = L_{\rm p} = 2 \, \mu \text{m}$

And verify that the midpoint voltage is half of $V_{\rm DD}$, and $V_{\rm IL}$ and $V_{\rm IH}$ are symmetric about $V_{\rm M}$.

Solution

$$V_{IL} = 2.125V$$
 $V_{IH} + V_{IL} = \frac{2.875 + 2.125}{2} = 2.5V = V_{M}$
 V_{II} and V_{IH} are symmetric about V_{M} .

23

• HW #12: Solve Problems: 23.**1-3**, 23.22